01-Introduction
Introduction to Matering DSP in VHDL. In this video you can find what you will learn during this course.
In this section I made a fast recap of the basic notion we will find during the course
01-Introduction.pdf
Section 1
-
01-Introduction (5:41)
-
02-Continuous-Time signal (1:55)
-
03-Discrete-Time Signal (1:33)
-
04-Signal Representation (3:36)
-
05-Unit Sample Sequence (2:49)
-
06-Unit Step Sequence (3:14)
-
07-Analog-to-Digital conversion (9:53)
-
08-Digital-to-Analog (3:23)
-
09-Quantization Error SRN, SINAD-Part1 (6:42)
-
09-Quantization Error SRN, SINAD-Part2 (9:43)
-
Download Tutorial
Section 2
-
01-Introduction to Digital Filter (5:22)
-
02-FIR general architecture (6:46)
-
03-Mobile Average Filter-lecture (5:09)
-
03-Mobile Average Filter-sim (8:43)
-
04-Frequency response (3:38)
-
04-Frequency response-example (4:22)
-
05-Impulse response (6:22)
-
05-Impulse response-example (4:18)
-
06-Step Response (4:54)
-
06-Step Response-example (2:36)
-
Section 2 material Download
Section 3
-
01-Introduction to Fixed point arithmetic (12:10)
-
02-Floating point - Fixed Point (7:22)
-
03-Fixed point representation (8:18)
-
04-Adder-Lecture (10:05)
-
04-Adder-VHDL Simulation (19:52)
-
05-Subtraction-Lecture (2:32)
-
06-Multiplier-Lecture part 1 (3:51)
-
06-Multiplier-Lecture part2 (3:56)
-
06-Multiplier-VHDL simulation (14:28)
-
VHDL Exercise Download
Sectrion 4 - Coming Soon
Section 5
-
01-VHDL implementation of Mobile Average Filter-Lecture (4:17)
-
01-VHDL implementation of Mobile Average Filter-VHDL simulation (plain implementation) (14:22)
-
01-VHDL implementation of Mobile Average Filter-VHDL Simulation (FIR like) (4:21)
-
01-VHDL implementation of Mobile Average Filter-VHDL (optimized implementation) (5:36)
-
02-VHDL implementation of a classic FIR-Lecture (3:42)
-
02-VHDL implementation of a classic FIR-VHDL Simulation (14:53)
-
03-VHDL implementation of a symmetric FIR-Lecture (3:47)
-
03-VHDL implementation of a symmetric FIR-VHDL simulation (6:16)
-
04-VHDL implementation of a antisymmetric FIR-Lecture (2:00)
-
04-VHDL implementation of a antisymmetric FIR-VHDL simulation (2:32)
-
05-VHDL implementation of a CNN Kernel-Lecture (5:52)
-
05-VHDL implementation of a CNN Kernel-VHDL simulation (13:29)
-
VHDL Exercise Download
Section 6 - Coming Soon
Section BONUS - Coming Soon